VLSI Implementation of a 2x2 MIMO-OFDM System on FPGA

International Journal of Computer & Organization Trends (IJCOT)          
© 2011 by IJCOT Journal
Volume-1 Issue-1                          
Year of Publication : 2011
Authors : M.Jasmin


M.Jasmin "VLSI Implementation of a 2x2 MIMO-OFDM System on FPGA", International Journal of Computer & organization Trends  (IJCOT), V1(1):13-18 July - August 2011, ISSN 2249-2593, www.ijcotjournal.org. Published by Seventh Sense Research Group. 


Multiple Input Multiple Output Orthogonal Frequency Division Multiplexing (MIMO-OFDM) technology is an attractive transmission technique for wireless communication systems with multiple antennas at transmitter and receiver. The core of this technology is that it divides one data stream to many. Hence, data rate, reliability and diversity can be increased along with the stability for multi-path signals. FPGA implementation is carried with good channel estimation method, efficient FFT/IFFT processor and better coding techniques. This work describes the efficient implementation of a Low-Power 64-point Pipeline FFT/IFFT processor adopting a single-path delay feedback style. The proposed architecture applies a reconfigurable complex multiplier and bit-parallel multipliers to achieve a ROM-less FFT/IFFT processor, thus consuming less power. Header-based channel estimation with maximum likelihood algorithm is chosen in consideration of hardware feature as well as communication theory for fast prototyping. The pipeline architecture here includes the simple logic of one adder and channel memories without redundancy. Thus reducing the complexity from O (n2) to O (1), it saves 43 percent of the hardware resources and achieves a better performance in the architecture.


[1] Sampath, H.,Talwar, S.,Tellado, J., “A fourth-generation MIMO-OFDM broadband wirelesssystem: design, performance, and field tria l results,” Communications Magazine, IEEE , Volume: 40 , Issue: 9, 2002.
[2] Ventura, L.M., Nieto, X., Gregoire, J.P., “ A Broadband Wireless MIMO-OFDM Demonstrator. Design and Measurement Results,” Personal, Indoor and Mobile Radio Communications, 2006 IEEE 17th International Symposium on 11-14 Sept. 2006.
[3] S. He and M. Torkelson, “Designing Pipeline FFT Processor for OFDM (de)Modulation,” in Proc. URSI Int. Symp. Signals, Systems, and Electronics, vol. 29, Oct.1998, pp. 257-262.
[4] H.L. Groginsky and G.A. Works, “A pipeline fast Fourier transform,” IEEE Transactions on Computers, vol. C-19, no. 11, pp. 1015-1019, Nov. 1970.
[5] Y. Jung, H. Yoon, and J. Kim, “New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications,” IEEE Transactions on Consumer Electronics, vol. 49, no. 1, pp. 14-20, Feb. 2003.
[6] A.Wenzler and E. Luder, “New structures for complex multipliers and their noise analysis,” in Proc. IEEE Int. Symp. on Circuits and Systems, May 1995, vol. 2, pp. 1432–1435.
[7] Wei Han, T. Arslan, A.T. Erdogan, M. Hasan, “A novel low power pipelined FFT based on subexpression sharing for wireless LAN applications,” in Proc. IEEE Workshop on Signal Processing Systems,2004, pp. 83-88.
[8] Y.T. Lin, P.Y. Tsai and T.D. Chiueh, “Low-power variable-length fast Fourier transform processor,” IEE Proc. Comput. Digit. Tech., vol. 152, no. 4, pp. 499-506, July 2005.
[9] Koushik Maharatna, Eckhard Grass, and Ulrich Jagdhold, “A 64-Point fourier transform chip for high-speed wireless LAN application using OFDM,” IEEE Journal of Solid-State Circuits, vol. 39, no. 3, pp. 484-493, Mar. 2004.
[10] Chu Yu, Yi-Ting Liao, Mao-Hsu Yen, Pao-Ann Hsiung, and Sao-Jie Chen, “A Novel Low-Power 64-point Pipelined FFT/IFFT Processor for OFDM Applications,” in Proceeding IEEE Int’l Conference on Consumer Electronics. Jan. 2011, pp. 452-453.
[11] Yuan Chen, Yu-Wei Lin, and Chen-Yi Lee, “A Block Scaling FFT/IFFT Processor for WiMAX Applications,” in Proceeding IEEE Asian Solid-state Circuits Conf., 2006, pp. 203-206.
[12] K. J. Cho, K. C. Lee, J. G. Chung, and K. K. Parhi, “Design of low-error width modified Booth multiplier,” IEEE Trans. Very Large Scale Integration Systems, vol. 12, no. 5, pp. 522–531, May 2004.
[13] Praveen Bagadi and S. Das, "MIMO-OFDM Channel Estimation using Pilot Carries," International Journal of Computer Applications, vol. 2, pp. 81-88,May 2010.
[14] S.Tiiro, J. Y lioinas, M. MyllyHi, and M. Juntti, "Implementation of the least squares channel estimation algorithm for MIMO-OFDM systems," ITG Workshop on Smart Antennas, pp. 155-161,Feb. 2009.
[15] J. S. Park, T. Ogunfunmi, "FPGA implementation of the MIMO-OFDM Physical Layer using single FFT multiplexing," in Proceeding of IEEE International Symposium on circuits and Systems (ISCAS), 2010.
[16] S. M. Alamouti, “A simple transmit diversity technique for wireless communications,” IEEE Journal on Selected Areas in Communication, vol. 16, pp. 1451-1458, Oct. 1998.
[17] Ian Griffiths,“FPGA Implementation Of MIMO Wireless Communications System”,University Of New Castle,Australia,1st November, 2005.
[18] Changchuan Yin, Jingyu Li, Xiaolin Hou and Guangxin Yue, “Pilot Aided LS Channel Estimation in MIMO-OFDM Systems,”8th International Conference on Signal Processing,vol.3, pp.(16-20), 2006.
[19] En Zhou, Xiaolin Hou, Jianping Chen, “FPGA Implementation and Experimental Performaces of a Novel Timing Synchronization Method in MIMO-OFDM Tesbed,” Proc. of 14th Asia-Pacific Conference on Communications, APCC 2008. Oct. 2008.
[20] Junior, L.H.M., Junior, R.R.S., Silveira, M,“ An FPGA implementation of Alamouti`s transmit diversity technique applied to an OFDM system,” Antennas and Propagation Society International Symposium 2006, pp. 149 – 152.
[21] S. Yoshizawa and Y.Miyanaga, "VLSI Implementation of a 4x4 MIMO-OFDM transceiver with an 80-MHz channel bandwidth," Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on, vol., no., pp. 1743-1746,24-27 May 2009.
[22] S. Haene, D. Perels, and A. Burg "A Real-Time 4-Stream MIMOOFDM Transceiver: System Design, FPGA Implementation, and Characterization," IEEE Journal on Selected Areas in Communications, vo1.26, no.6, pp.877-889,August 2008.


MIMO-OFDM, FFT/IFFT, Channel Estimation, FPGA.