Implementation and Analysis of Modified Double Precision Interval Arithmetic Array Multiplication
||International Journal of Computer & Organization Trends (IJCOT)||
|© 2012 by IJCOT Journal|
|Year of Publication : 2012|
|Authors : Krutika Ranjan Kumar Bhagwat, Prof. Tejas V. Shah, Prof. Deepali H. Shah|
- Krutika Ranjan Kumar Bhagwat, Prof. Tejas V. Shah, Prof. Deepali H. Shah. "Implementation and Analysis of Modified Double Precision Interval Arithmetic Array Multiplication" . International Journal of Computer & organization Trends (IJCOT), V2(2):1-5 Mar - Apr 2012, ISSN 2249-2593, www.ijcotjournal.org. Published by Seventh Sense Research Group.
This paper presents the design of a 64 bit array multiplier that performs interval multiplication. This multiplier requires carry save adders instead of full adders that reduces the delay i n r e s p e c t o f conventional array multiplier. The 64 bit multiplication requires 53 x 53 multiplication which is done by array multiplier it has n*(n-1) CSA, where n=53 so, n*(n-1) = 53 *52= 2756 CSA is used. Arrangement of 2756 CSA is used to add partial products of multiplier. This multiplier is based on interval arithmetic which provides the better accuracy, b y removing rounding off error over conventional floating point multiplier. There is performance improvement over software implementation of interval arithmetic, but it requires slightly more area rather than conventional floating point unit.
Josh Milthorpe and Alistair Rendell “Learning to live with errors: A fresh look at floating-point computation”, Australian National University, Computing Conference 2005
 Gupte, ruchir “Interval arithmetic logic unit for dsp and control applications”, Electrical and Computer Engineering, Raleigh 2006
 Rajashekar Shettar, Dr.R.M.Banakar and Dr. P.S.V.Nataraj, “Design and Implementation of Interval Arithmetic Algorithms”, First International Conference on Industrial and Information Systems, ICIIS 2006, 8 - 11 August 2006, Sri Lanka
 Wikipedia, the free encyclopedia
 Rajashekar Shettar, Dr.R.M.Banakar and Dr. P.S.V.Nataraj, “Implementation of Interval Arithmetic Algorithms on FPGAS”, International Conference on Computational Intelligence and Multimedia Applications 2007, © 2007 IEEE
 Alexandru Amaricai Mircea Vladuaiu Lucian Prodan Mihai Udrescu Oana Boncalo “Design of Addition and Multiplication Units for High Performance Interval Arithmetic Processor”, Computer Science and Engineering Department, ©2007 IEEE
 Michael J. Schulte, Member, IEEE, and Earl E. Swart Zlander Jr. , Fellow, IEEE, “A Performance Comparison Study on Multiplier Designs” , IEEE Transaction On Computers, May 2000
 Yong Dou S. Vassiliadis G. K. KuZmanov G. N. Gaydadjiev , “64-bit Floating-Point FPGA Matrix Multiplication” , National Laboratory for Computer Engineering, FPGA’05, Monterey, California, USA, February 20–22, 2005
 Anane Nadjia, Anane Mohamed, Bessalah Hamid, Issad Mohamed & Messaoudi khadidja, “Hardware Algorithm for Variable Precision Multiplication on FPGA” © 2009 IEEE
 James E. Stine and Michael J. Schulte “A Combined Interval and Floating Point Multiplier”, Computer Architecture and Arithmetic Laboratory, Electrical Engineering and Computer Science Department, Lehigh University, Bethlehem, PA 18015
 Sparc Architecture Manual
 Lab-Report ECAD, “4-bit multiplier using Mentor Graphics”
 Prof. LohCS3220- Processor Design “Carry-Save Addition” - Spring 2005, February 2, 2005
 “Carry Save Adder Trees in Multipliers” E C E N 6 2 6 3 A d v a n c e d V L S I D e s i g n November 3, 1999
 C. N. Marimuthu1, P. Thangaraj “Low Power High Performance Multiplier”, Anna University,Tamil nadu , India.
Double Precision, Interval Multiplication, Significand multiplier , Array Multiplier.